EmGen: An Automatic Test-Program Generation Tool for Embedded IP Cores
نویسندگان
چکیده
Core-based system-on-chip (SoC) design is quickly becoming a new paradigm in electronic system design due to the reusability of IP cores. However, the validation of IP cores is the most time consuming task in the design flow. This paper presents EmGen, an automatic test-program generation tool designed for embedded microprocessor cores. EmGen provides an configurable formal specification model with heuristic knowledge, which can generate test programs according to different configuration of microprocessors’ architecture, a test generation scheme based on heuristic algorithms, which can efficiently provide instructions in test programs, and validation testbenches, which support simulation with generated test programs automatically and check the equivalence of microprocessors and the specified instruction reference model. EmGen is currently in use at ICT for the verification of embedded microprocessor cores. Experiments results show that EmGen can improve verification process and cut down skilled manpower obviously.
منابع مشابه
A2T++: the Automatic Abstraction Tool
IP-reuse allows designers to exploit already implemented and verified RTL IP cores while concentrating the main effort on their integration into the system, on other specific components implementation and on the SW development. In this context, this work presents A2T++, a tool for abstracting existent RTL IP cores aiming at two different targets: (i) automatic generation of SystemC TLM models, ...
متن کاملFully Automatic Test Program Generation for Microprocessor Cores
Microprocessor cores are a major challenge in the test arena: not only is their complexity always increasing, but also their specific characteristics intensify all difficulties. A microprocessor embedded inside a SOC is even harder to test since its input might be harder to control and its behavior may be harder to observe. Functional testing, an effective solution, consists in forcing the micr...
متن کاملAnalog IP Filter Cores With Embedded Test For Design Reuse
Current technology allows for the integration of complete systems onto a single chip. These systems on chip (SoC) are increasingly designed by connecting together large pre-designed and verified modules, called cores, with the advantage being a faster design cycle. The development of third party Intellectual Property (IP) cores is a rapidly expanding industry, and whereas initially these were n...
متن کاملAutomatic Verification-pattern Generation for Functional Verification of Systems-on-chip
Advances in semiconductor process and design technologies are enabling the design of complex system chips. In traditional IC design, reuse was limited to standard cell libraries and the rest of the logic was almost designed from scratch. Nowadays, the trend has changed and system designers are reusing most of the IP in order to speed up the design process. Such a design process poses many chall...
متن کاملA Self-Test Methodology for IP Cores in Bus-Based Programmable SoCs
We present a novel test methodology for testing IP cores in SoCs with embedded processor cores. The methodology uses the processor core to run a test program to deliver test patterns to the target IP cores in the SoC and analyze the test responses. The test program can also use the processor core to generate test patterns. This provides tremendous flexibility in the type of patterns that can be...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004